Abstract. An uncooled infrared (IR) focal plane array (FPA) with 23.5 μm pixel pitch has been successfully demonstrated and has found wide commercial applications in the areas of thermography, security cameras, and other applications. One of the key issues for uncooled IRFPA technology is to shrink the pixel pitch because the size of the pixel pitch determines the overall size of the FPA, which, in turn, determines the cost of the IR camera products. This paper proposes an innovative pixel structure with a diaphragm and beams placed in different levels to realize an uncooled IRFPA with smaller pixel pitch (≦17 μm). The upper level consists of a diaphragm with VO x bolometer and IR absorber layers, while the lower level consists of the two beams, which are designed to be placed on the adjacent pixels. The test devices of this pixel design with 12, 15, and 17 μm pitch have been fabricated on the Si read-out integrated circuit (ROIC) of quarter video graphics array (QVGA) (320 × 240) with 23.5 μm pitch. Their performances are nearly equal to those of the IRFPA with 23.5 μm pitch. For example, a noise equivalent temperature difference of 12 μm pixel is 63.1 mK for F ∕1 optics with the thermal time constant of 14.5 ms. Then, the proposed structure is shown to be effective for the existing IRFPA with 23.5 μm pitch because of the improvements in IR sensitivity. Furthermore, the advanced pixel structure that has the beams composed of two levels are demonstrated to be realizable. © The Authors. Published by SPIE under a Creative Commons Attribution 3.0 Unported License. Distribution or reproduction of this work in whole or in part requires full attribution of the original publication, including its DOI.
Introduction
In 2004, the authors developed a 23.5 μm pixel pitch detector that used a twice-bent beams and eaves structure as shown in Fig. 1(a) 1,2 . This pixel pitch was the smallest pixel size for uncooled infrared focal plane arrays (IRFPAs) at that time. This pixel structure has been used for bolometer type uncooled IRFPAs in the following VGA formats (640 × 480, HX3100) as shown in Fig. 1(b) . This pixel technology has been then expanded into the QVGA (320 × 240) type IRFPA family [see Figs. 1(c) and 1(d) ]. Furthermore, the QVGA type IRFPA has been applied to real-time terahertz (THz) imaging detection (see Fig. 2 ). The optical materials and structure of the detector were modified to improve THz responsivity. THz imaging detection is thought to be suitable for security and biochemical imaging applications. The VGA type IRFPA has also been applied to enhanced vision systems (EVS), high-end research applications such as thermography and security cameras, as well as defense use. Figure 3 shows the series of EVS (AEROEYE) for aviation safety assistance.
Since the technology trend of IRFPA toward smaller pixel pitch has steadily progressed, uncooled IRFPAs with 17 μm pixels have been developed and are now available. [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] It is expected that the pixel pitch will be further reduced to 12 μm to further enhance the resolution, and reduce the size and costs for uncooled IR camera products. 6, 9, 14 These factors were the source of motivation for the authors to study and develop smaller pixel pitch structures for uncooled IR detectors.
This paper proposes a new pixel structure in which the design parameters of a diaphragm and beams can be individually optimized by improving the fabrication process. The experimental evaluation results of the test devices with smaller pixel pitch fabricated in the existing 23.5 μm pitch ROIC (Ref. 15 ) are discussed. Then, the result of the new pixel structure applied to QVGA (HX0830) with 23.5 μm pitch is mentioned. Finally, the advanced pixel structure is demonstrated to be realizable.
Issues in Reduction of Pixel Pitch
In this section, issues in reduction of pixel pitch for the conventional technology are discussed.
The schematic plan views of the previous pixel structure for the 640 × 480 bolometer-type uncooled IRFPA are shown in Fig. 4 , where (a) is a pixel without an eaves structure, and (b) is a pixel with an eaves structure. Figure 5 shows the schematic cross-sectional view of that pixel structure along the bias current path. The pixel consists of a diaphragm, two beams, and an eaves structure. A bolometer thin film (vanadium oxide), separated into three rectangular elements, is formed in the diaphragm. The three rectangular elements are electrically connected in a series by electrodes. Electrodes at both ends of the bolometer are connected to electrical contacts on an Si ROIC through the beams.
The diaphragm is suspended by the two beams and thermally isolated from the Si ROIC heat sink. Each beam is located along the two contiguous sides of the diaphragm. The beams and connection parts between different levels in the pixel, including the electrical contacts, decrease the fill factor of pixels. Therefore, the eaves structure is adopted to increase it. The eaves structure made of silicon nitride (SiN) film, which acts as an absorber of IR radiation, extends from the periphery of the diaphragm over the beams and the connection parts. Since the loss in the area for the eaves structure is only the gap between adjacent pixels, the eaves structure can easily provide a fill factor of >90%.
Since reduction in pixel pitch reduces the amount of receiving IR radiation, the ratio of signal to noise is required to be improved. Voltage responsivity (R V ) and 1∕f noise (V f ), which is a major element of bolometer noise for bolometer-type uncooled IR detectors are expressed as follows:
Here, α is the temperature coefficient of bolometer resistance, η is the IR absorbance, V B is the bias voltage for the bolometer, G th is the thermal conductance, f is the chopping frequency, τ th is the thermal time constant, K is the 1∕f noise K value, τ ro is the pulse width of pulse bias, f 1 is the cut-on frequency of amplifier, β is a constant, N is the total number of free carriers in the bolometer thin film, μ is the mobility of free carriers in it, and μ latt is the mobility, dominated by lattice scattering, of free carriers in it, respectively. R V is directly proportional to α, η, and V B , while it is inversely proportional to G th . It is not easy to improve α and η because the development of or change in materials is required for the bolometer thin film and the IR absorbing film. An increase in V B is not advantageous because both the V f [refer to Eq. (2)] and the power consumption are increased. The best approach is to decrease G th because this can be achieved by modifying the design approach in the pixel structure. Specific design trade-offs include increasing the beam length, narrowing the beam width, and thinning the beam thickness. To improve the 1∕f noise term, the relevant parameter is K in Eq. (2) . The K term is expressed as Eq. (3), which demonstrates that K is inversely proportional to the total number of free carriers in the bolometer thin film, N. Therefore, to reduce the detector 1∕f noise, the volume of the bolometer thin film will be increased.
When the previous pixel structure is considered in light of the above-mentioned matters, there are two issues for the reduction in pixel pitch as follows:
1. There is a trade-off in the relationship between the area of the diaphragm and the beam length. Therefore, when the beam length is extended to improve R V , the area of the diaphragm is reduced, namely, the volume of the bolometer thin film is reduced. Consequently, V f is increased. 2. If the pixel pitch is reduced while the size of the pixel infrastructure, which provides the connection parts within the pixel structure and is not effective in detecting IR radiation, remains unchanged, the area of the diaphragm and beam length are greatly impacted and results in a reduction in the signal to noise ratio. 
Newly Proposed Pixel Structure
To solve the first issue, a new pixel structure consisting of a diaphragm and beams placed in different levels is proposed. The design parameters of the diaphragm and the beams can be individually optimized by such a pixel structure. Figures 6 and 7 show the schematic plan view of the new pixel structure and the schematic cross-sectional view of the new pixel along the bias current path, respectively. The upper level consists of the diaphragm with the bolometer thin film (vanadium oxides) and IR absorber layers (SiN passivation layers), while the lower level consists of the two beams, where one edge connects to the support part of the upper level and the other edge connects to an electrical contact pad on the Si ROIC. The bolometer thin film is separated into three rectangular elements, which are electrically connected in series by electrodes. The electrodes at both ends of the bolometer lead to the support parts and are electrically connected to the electrical contacts on the Si ROIC through electrodes in the beams. The beams of this pixel structure are designed to be placed on adjacent pixels. In Fig. 6 , the dashed line on the diaphragm represents the beams of adjacent pixels below the diaphragm. Close-packed arrays of the new pixels are shown in Fig. 8 , where (a) is the lower level for the beams, and (b) is the upper level for the diaphragms and the support parts. Although the beams are extended over the adjacent pixels, the pixel pitch can be determined according to the size of the diaphragms and the support parts, independently of the beams.
Reduction in Size of Connection Parts between
Different Levels in Pixel As a means of solving the second issue, the size of connection parts between different levels in pixels can be reduced by improving the fabrication process.
The new pixels, having the diaphragm and the beams in different levels, are basically fabricated with a double-sacrificial layer process. Figure 9 shows the process flow through schematic cross sections of the pixel structure. First, a sacrificial layer (polyimide) is formed on the Si ROIC wafer by coating with photosensitive polyimide, followed by patterning to make a hole in the polyimide layer over the electrical contact pad [ Fig. 9(a) ]. Next, the backing metal layers, the electrodes, and the SiN passivation layers, which cover the backing metal layers and electrodes from the top and underneath, are formed on the first sacrificial layer [ Fig. 9(b) ]. Then, the first slit is carved on the passivation layers to delineate the shape of the beam [ Fig. 9(c) ]. The second sacrificial layer (polyimide) is formed there by coating again with the photosensitive polyimide, followed by patterning to make a hole in the polyimide layer over the connection part of the beam with the support part in upper level [ Fig. 9(d) ]. The bolometer thin film (vanadium oxide), the electrodes, and the SiN passivation layers (IR absorber film), which cover the bolometer thin film and electrodes from the top and underneath, are formed on the second sacrificial layer [ Fig. 9(e) ]. The second slit is carved on the passivation layers to delineate the shape of the diaphragm and the support part [ Fig. 9(f) ]. Finally, the first and second sacrificial layers are removed together through the first and the second slits, using an ashing process utilizing oxygen plasma [ Fig. 9(g) ].
Patterning methods of the sacrificial layer before and after reducing the size of connection parts between different levels in pixel are shown in Fig. 10 , where (a) is a conventional patterning method, and (b) is a modified patterning method. On the conventional patterning method of the sacrificial layer, the hole, in which the connection part is formed later, is made in the sacrificial layer of photosensitive polyimide using exposure and development processes, followed by curing (heating) the polyimide. The opening size of the hole in the sacrificial layer becomes larger in the development and curing processes. Accordingly, the connection parts occupy a large area in the pixel. On the modified patterning method, the exposure, development, and curing processes are used only for making rough patterns, such as the pattern removing the polyimide outside an imaging area. For making the hole in the sacrificial layer, a dry etching process utilizing a photo-resist mask is used.
By such modification, the opening size of the hole can be reduced in diameter by a factor of about 2 to 3. Figure 11 shows scanning electron microscope (SEM) pictures of holes in the sacrificial layer formed by two patterning methods using the same photo-mask, where (a) is by the conventional patterning method, and (b) is by the modified patterning method.
Test
One of the electrodes for the pixels is connected to a readout transistor in ROIC and the other electrode is connected to the reflecting layer, connecting to the vbias line in ROIC. To verify that the close-packed array structure of the new structure pixels can be realized, a test element group (TEG) with such an array structure for all kinds of pixels is laid out outside the imaging area.
SEM pictures of the new structure pixels in the fabricated test devices are shown in Fig. 12, where (a) is the pixel pitch of 12 μm and the beam width of 0.5 μm, (b) is the pixel pitch of 15 μm and the beam width of 0.5 μm, (c) is the pixel pitch of 17 μm and the beam width of 0.5 μm, and (d) is the pixel pitch of 17 μm and the beam width of 0.7 μm. The pictures in the upper and middle positions show the pixels in the imaging area, and in the lower position show the pixels in the TEG with a close-packed array structure. It is found that the new structure pixels with the diaphragm and the beams placed in different levels are successfully formed for all kinds of pixels in the imaging area. In addition, it is also found that the close-packed array structure of the new structure pixels is successfully constructed for all kinds of pixels in the TEG. Figure 13 shows the thermal images obtained for F∕1 optics at 60 Hz frame rate by the test devices. The test devices are mounted in vacuum packages with a germanium window. Photographic objects are a hand and forearm wearing a glove and a dust-free garment, respectively. Since no pixels are arrayed in the imaging area by skipping a row, driving parameters of the test devices are difficult to be optimally tuned. Furthermore, because pixel resistances vary with kinds of pixels, image signals cannot be obtained from all pixels in the imaging area at one time. Figure 13(a) shows the thermal image when the driving parameters are fitted to the pixels with the pixel pitch of 17 μm and the beam width of 0.7 μm. Although some of the image signals can be obtained from the pixels with the pixel pitch of 12 μm and the beam width of 0.5 μm, the image signals cannot be obtained from the pixels with the pixel pitch of 15 μm and the beam width of 0.5 μm, and with the pixel pitch of 17 μm and the beam width of 0.5 μm. On the other hand, Fig. 13(b) shows the thermal image when the driving parameters are largely fitted to the pixels with the pixel pitch of 15 μm and the beam width of 0.5 μm, and with the pixel pitch of 17 μm and the beam width of 0.5 μm. The image signals for these two kinds of pixels can be obtained as shown in Fig. 13(b) . As previously discussed, although it is not easy to drive the test devices, the image signals can be successfully obtained from all kinds of pixels. Table 1 shows the estimation and the measurement results of thermal conductance (G th ), thermal time constant (τ th ), and noise equivalent temperature difference (NETD) at F∕1 optics. The measured values approximately correspond to the estimated values. The practical performance for the uncooled IRFPAs is not clearly defined, but as a rough guideline, it is considered that the NETD value is required to be smaller than 100 mK and preferably smaller than 50 mK, and the τ th value is required to be smaller than about 20 ms. Therefore, for the pixels with the pixel pitch of 12 μm and the beam width of 0.5 μm, the NETD and τ th values are acceptable levels, and for the other kinds of pixels, the NETD values are excellent, but the τ th values do not meet the practical performance. However, they have only a little deficiency in performance. Accordingly, it is concluded that the performance that is nearly equal to the practical one has been able to be obtained for all kinds of pixels in the fabricated test devices. Furthermore, it is expected that when the fabrication process used to the test devices is optimized, the uncooled IRFPAs with the desired performance can be realized by utilizing such new structure pixels with a small pixel pitch.
6 Application of Newly Proposed Pixel Structure into QVGA Type IRFPA To improve the responsivity, the newly proposed pixel structure has also been applied to the existing QVGA type IRFPA (HX0830) with a 23.5 μm pitch. SEM pictures of the new structure pixels with the pixel pitch of 23.5 μm in HX0830 are shown in Fig. 14 , where (a) is the pixels with the close-packed array structure in the imaging area, and (b) and (c) are the unit pixel with the adjacent pixels removed. It is found that the close-packed array of the new structure is successfully realized in the imaging area. Figure 15 shows a thermal image obtained by QVGA type IRFPA (HX0830) with the new structure pixel of 23.5 μm pitch with F∕1 optics at 60 Hz frame rate. It has been verified that the clear images can be obtained for the close-packed array structure with a 23.5 μm pitch.
As a result, it has been found that the QVGA type IRFPA with the new structure pixel showed higher responsivity by a factor of about 1.7 compared to the conventional one. This new structure pixel will also be able to be applied to other 23.5 μm pitch IRFPA series to improve their responsivity.
Advanced Pixel Structure with Beams
Composed of Two Levels To further improve the detector performance, the advanced pixel structure with two-level beams of Fig. 16 has been examined. The test devices with the advanced pixel structure have also been fabricated on the Si ROIC for the uncooled IRFPA HX0830. Four advanced pixels of 11.75 μm pitch are formed into each ROIC pixel of 23.5 μm pitch. Figure 17 shows the two patterns of beams placed in the imaging area of one test device. It shows that there are the beams corresponding to four pixels upon one ROIC pixel. The overall length of one beam with 0.5 μm in width is 92 μm, three times longer than the beam length for HX0830. The electrode in the beam consists of pure titanium, not the titanium alloy containing aluminum and vanadium usually employed, to prevent the electrode resistance from increasing too much. Since one pixel at the upper left of four pixels upon one ROIC pixel is electronically connected to the readout transistor, it can be electronically evaluated. SEM pictures of advanced structure pixels with the pixel pitch of 11.75 μm are shown in Fig. 18 , where Fig. 18(b) corresponds to the pattern of beams in Fig. 17(a) , and 18(c) corresponds to it in Fig. 17(b) . In Figs. 18(b) and 18(c) , the diaphragms and the beams are removed from some pixels to reveal the pixel structure under the diaphragm. It shows that the beams composed of two levels can successfully maintain a microbridge structure. Between the two patterns of beams, there is no great distinction in shape. Figure 19 shows the histogram of pixel resistance for the pixels electronically connected to the readout transistor in the ROIC. The nonuniformity of pixel resistance is <1.7%. Since the electrical contacts are successfully formed, they have no negative effect on the detector 1∕f noise. Fig. 17(a) , and (c) pixels in region corresponding to it for Fig. 17(b) . In (b) and (c), the diaphragms and the beams are removed from some pixels to reveal the pixel structure under the diaphragm. The characteristics for the advanced pixels with a 12 μm pitch are estimated. The overall length of one beam is 109 μm. The K value for the detector 1∕f noise is estimated to be 2.9 × 10 −12 . The G th value is estimated to be 3.5 × 10 −9 W∕K. Since the advanced pixels have no IR absorbing film with the interference effect of light as with the above-mentioned pixels, the IR absorbance for the advanced pixels is almost determined by that for the SiN passivation layers. The NETD for the advanced pixels is estimated to be 46.5 mK for F∕1 optics.
Conclusion
The uncooled IR detectors with small pixel pitches of 12, 15, and 17 μm have been successfully developed by adopting a newly proposed pixel structure consisting of the diaphragm and beams placed in different levels and by reducing the size of connection parts between different levels in the pixel. The test devices have shown that their performances are nearly equal to the practical one for all kinds of small pitch pixels. Then, the responsivity of QVGA type IRFPA (HX0830) has been improved by a factor of about 1.7, with the new structure pixel of 23.5 μm pitch. Furthermore, the advanced pixel structure with the beams composed of two levels has been demonstrated to be realizable. It is expected that the uncooled IRFPAs with the desired performance can be realized by utilizing the new structure pixel with a small pixel pitch (≦17 μm) when the fabrication process is optimized.
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